Dynamic Scan Testing a New Paradigm

نویسندگان

  • Clay Samuel Gloster
  • Winser Alexander
  • Franc Brglez
  • Harold Martin
  • Gershon Kedem
  • Douglas Reeves
چکیده

The cost of testing can be divided into two major components: test generation and test application. For a given part, test generation is a one-time cost, while the cost of test application is expended repeatedly. Therefore, in order to minimize the total cost of testing, the optimum strategy is one that minimizes the cost of test generation as well as the test sequence length. This research presents a strategy which attempts to reduce both the cost of generating a test as well as the time required to apply this test. The key to dynamic scan testing is the fact that we supplement an existing sequential circuit, called the object machine, with a scannable test machine to improve controllability and observability of internal machine states. Another key is a novel dynamic algorithm for test generation which takes advantage of the knowledge of the test machine hardware to reduce test generation costs and the overall length of the test sequence. This thesis introduces a new cellular scan test machine which is found to perform well within the dynamic testing paradigm. It is a test machine which connects the ip-ops into one or more circular chains with each c hain containing an exclusive-or gate at the beginning of the chain. One input of each exclusive-or, is directly controllable from the circuit inputs. The thesis also presents a dynamic scan test generation algorithm, DYNAS-TEE, which reduces the average test sequence length per fault when compared to existing static test generation algorithms for scan architectures. It allows the mode control pin to cycle freely between object and test machine operation as required. The scan register is shifted for minimal time to reach a state required for testing. Test sequence length is further optimized via a scan chain ordering algorithm. This thesis demonstrates the exibility of dynamic scan testing by presenting it's eeectiveness for both partial and multiple scan chains as well as introducing a technique for random test generation. The thesis concludes with results of experiments which v alidate the theory that dynamic scan testing can signiicantly reduce the cost of testing and is a viable alternative to traditional static scan testing approaches. ii Dedication In celebration of completing this degree, the dedication of this work is threefold. First, this work is respectfully dedicated to my wife Marcelyn, for being so patient with me over the years. Secondly, I dedicate this work to my family …

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

At-Speed BIST for Board-Level Interconnect

This article describes a novel Boundary Scan-like Built-In Self-Test (BIST) conception for autonomous at-speed testing and diagnosis of interconnect. It is based on recently proposed very efficient design of test pattern generation and response analysis hardware, which allows detection and diagnosis of both static and dynamic faults upon interconnects between chips in a multi-chip environment. ...

متن کامل

Efficient Testing of High Performance Transaction Processing Systems

Testing the reliability of high performance tlansaetion processing systams poses many difficult challenges that are not adequately answered by conventional testing techniques. We discuss a new test paradigm, which is dynamic and exploratory in nature, and discuss its ability to meet these challenges. We describe an implementation of thii paradigm in products that aid in efficiently testing reli...

متن کامل

Eecient Testing of High Performance Transaction Processing Systems

Testing the reliability of high performance transaction processing systems poses many diicult challenges that are not adequately answered by conventional testing techniques. We discuss a new test paradigm, which is dynamic and exploratory in nature, and discuss its ability to meet these challenges. We describe an implementation of this paradigm in products that aid in eeciently testing reliable...

متن کامل

Array of Weights Device Under Test Sequential Test Generation Deterministic Test Sequences Weight Generation Weighted Random Sequences Pin Programmable Tester

We present a method for testing sequential circuits using weighted random sequences. The weights are stored and a weighted random sequence generator is used to produce the required test sequences during testing rather than storing the actual test sequences themselves. The generation of required weights is based on the dynamic scan algorithm, DYNASTEE. Experimental results demonstrate new tradeo...

متن کامل

Weights Device Under Test Sequential Test Generation Deterministic Test Sequences Weight Generation Weighted Random Sequences

We present a method for testing sequential circuits using weighted random sequences. The weights are stored and a weighted random sequence generator is used to produce the required test sequences during testing rather than storing the actual test sequences themselves. The generation of required weights is based on the dynamic scan algorithm, DYNASTEE. Experimental results demonstrate new tradeo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004